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Abstract: 
The design of a 1 m gate length depletion-mode InSb quantum-well field-effect transistor 
(QWFET) with a 10 nm-thick Al2O3 gate dielectric has been optimized using a quantum 
corrected self-consistent Schrödinger-Poisson (QCSP) and two dimensional drift-diffusion 
model. The model predicts a very high electron mobility of 4.42 m
2
V
-1
s
-1
 at Vg= 0V, a small 
pinch off gate voltage (Vp) of -0.25V, a maximum extrinsic transconductance (gm) of  4.94 
S/mm and a drain current density of more than 6.04 A/mm. A short-circuit current-gain cut-off 
frequency (fT) of 374 GHz and a maximum oscillation frequency (fmax) of 645 GHz are predicted 
for the device. These characteristics make the device a potential candidate for low power, high-
speed logic electronic device applications.   
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Introduction: 
The realization of improved high-performance transistors has become increasingly challenging 
due to difficult requirements for reduced power dissipation during operation and in stand-by 
mode, which are necessary to meet Moore’s Law by scaling down Si-based complementary 
metal-oxide-semiconductor (CMOS) devices [1,2]. Moreover, increasing operating frequency 
and higher integration density make the power constraint issue even more challenging. 
Therefore, researchers have devoted much effort to develop high-performance transistors that 
use a low supply voltage.  
Recently, many studies have focused on high-mobility channel materials such as carbon 
nanotubes [3], silicon nanowires [4], graphene [5], Ge [6] and III-V semiconductors [7-11]. 
These materials have a  much higher electron mobility than in silicon. Therefore, they are 
potential candidates for high-speed transistors with very low supply voltage. Extensive research 
has been carried out with many of the III-V semiconductors  (GaAs, InAs, InGaAs, GaN, GaSb, 
etc.) as channel material [12-17]. However, there have been fewer efforts to fabricate transistors 
made from InSb because of problems in the fabrication process. It is difficult to form a good 
interface between the top InSb (or AlInSb) layer and a subsequently deposited insulator due to a 
rough initial surface. There are a few reports on the formation of a high-quality gate dielectric 
on InSb/AlInSb and the fabrication of high-performance InSb quantum well field effect 
transistors (QWFETs), although the optimum layer structure for the highest performance has not 
been identified yet [7-10]. In this report, we determine the optimized InSb QWFET layer 
structure and predict its performance using a quantum corrected self-consistent Schrödinger-
Poisson (QCSP) and two dimensional drift-diffusion model. It is noteworthy that our optimized 
InSb QWFET is expected to exhibit a very high electron mobility (), a low pinch off gate 
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voltage (Vp) and the highest cut-off frequency (fT) ever reported in the InSb system. 
Identification of an optimized InSb QWFET structure is an important step toward realizing 
InSb-based high-speed and low power logic electronics applications.  
Simulation Details: 
The electronic states in confined semiconductor structures such as a quantum well are controlled 
by size quantization where so called energy subbands are formed. The electronic subbands of the 
conduction band and the corresponding envelope functions can be determined by solving the 
Schrödinger equation self-consistently with the Poisson equation [18]. When two or more 
semiconductors sandwiched together, the Fermi levels align when equilibrium is reached. The 
bands of an individual layer tend toward their bulk positions, resulting in band bending near the 
interface. The electric field created by band bending assists in bring the Fermi levels into 
equilibrium alignment with each other. The energy eigenvalues and wave functions are 
calculated by incorporating the potential due to the carrier density into the Schrödinger equation. 
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where m* is the effective mass,  is the Planck constant h divided by 2, )(xV  is the potential, 
)(x  is the wave function and E is the energy.  
The electrostatic potential )(x  is then calculated by Poisson's equation;  
    [            ]           (2) 
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where  is the charge per unit volume,    is the vacuum permittivity and the tensor    is the 
material dependent dielectric constant at position x. The charge density distribution      within 
a semiconductor device is represented by  
        [              
        
             ]  (3) 
where   is the positive elementary charge,   and   are the electron and hole densities,   
  and 
  
  are the ionized donor and acceptor concentrations, respectively, and      is the fixed or 
volume charge densities which arise from piezo or pyroelectric charges. In a quantum well of 
arbitrary potential energy profile, the potential energy )(xV in Equation (1) is related to the 
electrostatic potential  : 
 )()()( xExqxV c        (4) 
where )(xEc is the pseudopotential energy due to the band offset at the heterointerfaces. 
Equations (1) and (2) have been iteratively used to obtain self-consistent solutions of the 
Schrödinger and Poisson equations. The electron density distribution function 
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m
k
k nxxxn )()()(
1
* 

 , (where kn is electron occupation for each state and m is the number of 
subbands) has been calculated using a trial potential V(x), the wave functions )(x , and their 
corresponding eigenenergies, Ek. The electron density in each state is described by 
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, (where K is the Boltzmann constant and T is the measuring 
temperature). The electrostatic potential )(x  in equation (4) is then calculated by using the 
computed n(x) and donor concentration ND(x). The new potential energy V(x) in equation (4) has 
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been obtained using the computed )(x . In this way, there is a closed loop for solving the 
Schrödinger equation, calculating the potential due to the resulting charge distribution, adding it 
to the original band-edge potential, solving Schrödinger equation again, and so on until the 
update is below a certain limit, indicating that convergence has been reached. Thus, the band 
profile of a QW has been calculated using self-consistent Schrödinger and Poisson solutions.  
The temperature dependent band gap Eg can be calculated by                  
     
  , where the Varshni parameters for InSb are             and        [19] and for 
the alloy            can be calculated by                        [20]. 
The characteristics of charge transport in the QWFET is of fundamental importance for 
electronic device applications. Charge transport in the device has been calculated using the 
simplest drift-diffusion model (DDM) by taking zeroth order moments of the Boltzmann 
Transport Equation (BTE) and adjoining the Poisson equation [21]. The drift diffusion current 
density expressions for electrons and holes are  
dx
xdn
qDxExnqxJ nnn
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)()()(  
 
dx
xdp
qDxExpqxJ ppp
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)()()(    
where µn and µp are the electron and hole mobility, Dn and Dp are the electron and hole 
diffusivity. The first part of the above equations represents the drift current, while the second 
part represents the diffusion current.  
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DEVICE STRUCTURE  
The effects of parameters for the spacer layer, barrier layers, doping concentration, QW width 
and dns/dVg on the electron density and mobility of an InSb QWFET have been calculated using 
QCSP solutions, and can be found elsewhere [22]. Fig. 1 shows the cross-sectional view of an 
InSb QWFET structure with a 10 nm-thick Al2O3 gate insulator, which has been optimized for 
high electron mobility and a small Vp. The buffer layer of the device consists of a 3µm 
Al0.1In0.9Sb layer with an Al0.2In0.8Sb interlayer, a 20 nm-thick InSb quantum well as the channel 
layer, a 45 nm Al0.1In0.9Sb barrier layer with a 25 nm spacer layer and a 2 nm Si δ-doped layer 
with 1×10
12
 cm
-2 
n-type doping density located 25 nm above the QW channel. Indium can be 
used to define the source, drain and top gate metal. Details of ALD deposition of an Al2O3 gate 
insulator have been presented elsewhere [10,11].  
Results and discussion: 
The band profile (conduction band minimum, Ec, and valence band maximum, Ev) of the 
optimized InSb QWFET at different Vg was calculated using the QCSP model, and is shown in 
Fig. 2, where EF is at 0 eV and Ec at zero depth is equal to the Schottky barrier height (ϕB). The 
fitting parameter ϕB is determined by properties of the semiconductor surface and interface states 
between the gate insulator Al2O3 and top Al0.1In0.9Sb layer. The value of ϕB is equal to the energy 
difference between Ec at zero depth and EF under thermal equilibrium conditions. The donor 
density of the -doping layer (1  1012 cm-2) is set so that the Ec (at Vg=0V) is located above the 
EF thus precluding the formation of a parallel conduction channel. The QW is the only 
conduction channel. It is notable that the relatively wide band gap ~ 0.42 eV [20] of Al0.1In0.9Sb 
positions the Ev far away from the EF at zero depth, which prevents hole accumulation at the 
surface. The CBM moves to higher energy at negative Vg, resulting in a decrease of ns in the QW 
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(Fig. 2).  At Vg = -0.25V, Ec is lifted above the EF which confirms the complete depletion of the 
ns in the QW and Ev at the surface is just below EF as shown in Fig. 2. The confined 2DEG in the 
InSb QW is completely depleted with a very small Vg= -0.25V [22]. This very small pinch–off 
voltage, Vp, has been achieved due to very low interface trap density (Dit) [The Gauss law gives 
Qit =0oxEox-0scEsc (electric field Eox= Vox/dox with Al2O3 thickness dox = 10 nm, electric field 
Esc at the semiconductor surface obtained from the QCSP simulation). The Dit has been 
determined using the equation dQit/d(EF-Ev) =-eDit,
23
] and consequently a very large gate 
controllability ratio of dns/dVg = ~ 5.2  10
15
m
-2
V
-1
 (estimated in the range of -0.2V Vg  0V) is 
predicted as discussed in ref. 22.   
The gate voltage (Vg) dependence of total mobility (  
    
     
 ) of the InSb QWFET has been 
calculated using QCSP model. Total mobility ( ) is estimated according to the Matthiessen’s 
rule, 
 
      
 
 
    
 
 
   
 
 
         
 
 
      
, where     ,    ,          , and         are the 
mobility due to the ionized impurity, ionized background impurity, acoustic phonon impurity and 
polar optic phonon scattering, respectively.  Details of various scattering process are described 
elsewhere [22]. The calculated Vg dependent electron mobility (µ) is shown in Fig. 3. A very 
high electron mobility 4.42 m
2
V
-1
s
-1
 at Vg= 0V is achieved which is at least ~180 times greater 
than that of Si NMOS [7].  
Figure 4 shows the well behaved I-V characteristics of the optimized InSb QWFET calculated as 
a function of gate bias with a 10 nm-thick Al2O3 gate dielectric. The plot shows a clear pinch off 
at a gate voltage of -0.35V which is very close to Vp obtained from the band profile (Fig. 2) and 
the ns-Vg plot (in ref. 22). The Vg is varied from 0 to -0.35 V with a 0.05 V step. The drain 
current does not show noticeable hysteresis during forward and reverse gate voltage sweeping 
Page 8 of 17 
 
directions. It indicates that no significant mobile bulk oxide charge is present in the gate insulator 
thereby the density of slow interface traps is low. The maximum drain current density Ids/Wg at 
Vg=0V is approximately 40 µA/µm. 
 
The gate bias dependent drain current in the saturation region of the InSb QWFET device is 
shown in Fig. 5 (black squares). The device shows the quasilinear relation between Ids vs Vgs in 
the wide bias range. The transconductance represents the ability of the FET to amplify the signal 
and is denoted by the output/input ratio, gm = dId /dVgs. The slope of the drain current (Ids) yields 
the extrinsic gm of the 1 m gate length device and is shown in Fig. 5 (blue squares). The 
maximum extrinsic gm is found to be  4.94 S/mm. The very high gm of the device indicates the 
high speed capability of the device. Since the mobility of the device is very high, the gm is also 
high (gm = V μ W ci /L, where V represents the drain-source voltage, μ is the mobility, W is the 
gate width, ci is the gate capacitance and L is the gate length of the device). It is noted that both 
the quasilinear Ids vs Vgs and the wide gm vs Vgs show no significant hysteresis in forward and 
reverse bias directions. Counting the series resistance of the device Rs 2.5  mm, the theoretical 
extrinsic transconductance (gm)      = 
  
       
  is 3.7 S/mm which is almost 40% off from the 
peak gm value of 5.6 S/mm (Fig. 5). 
 
The cut-off frequency fT and the maximum frequency of oscillation fmax of the device are 
commonly used to measure high-speed capability. The fT is defined as the frequency of unity 
gain, at which the small-signal input gate current is equal to the drain current of the intrinsic 
FET. From S-parameter measurements, the short-circuit current-gain fT and the fmax are 
determined by biasing the devices at Vds=0.5V and Vg=0V. Under these conditions, the values of 
fT and fmax are calculated to be 374 and 645 GHz, respectively. Extrapolating the short-circuit 
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current gain (H21) and the unilateral power gain (U) curves to unity and the 20 dB/decade slopes 
are used to determine the values of fT  and fmax, respectively as shown in Fig. 6.  
Conclusions:  
We have demonstrated design and performance analysis of a depletion mode optimized InSb 
QWFET using a quantum corrected self-consistent Schrödinger-Poisson (QCSP) and two 
dimensional drift-diffusion model. The device with a 1m gate length and 100m gate width 
shows a very high electron mobility of 4.42 m
2
V
-1
s
-1
 at Vg= 0V and a small pinch off voltage of -
0.25V. The device is predicted to have the highest cut-off frequency fT and maximum frequency 
of oscillation fmax ever reported in the InSb system. These results indicate that the optimized 
InSb QWFET has a strong potential in low power and high-speed nanoelectronics applications.  
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Figure captions 
Figure 1. Cross sectional view of optimized InSb QWFET layer structure with LG = 1m and 
Wg=100 m. The Si δ-doping layer is indicated by a dashed line. 
 
Figure 2. Band profile of the InSb QWFET at different gate bias (Vg) is calculated by self-
consistent Schrödinger-Poisson (SP) model. The depth is along the growth direction and the 
corresponding layer structures are indicated at the bottom axis. Ec and Ev represent the 
conduction-band minimum and the valence-band maximum energies, respectively and the Fermi 
energy EF is set to 0 eV. E1 shows the first eigen energy state for different Vg. The vertical arrows 
denote the Si -doped regions in the AlInSb layers. 
 
Figure 3.The calculated gate bias (Vg) dependence of electron mobility (μ) in the InSb QWFET 
at 300 K.  
Figure 4. Calculated drain current vs. drain bias as a function of gate bias of InSb Quantum Well 
FET with a 10 nm Al2O3 gate dielectric. 
 
Figure 5. Calculated gate bias dependent drain current (black squares) and the extrinsic 
transconductance gm (blue squares) of the InSb QWFET device. The device is in the saturation 
region, biased at Vds = 1V. 
 
Figure 6. Calculated current (H21) and unilateral power (U) gain as a function of frequency for 
an InSb QWFET device with a 1m gate length (Lg) and 100 m gate width (Wg). Inset: 
magnified view of the unity portion of the curves. 
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